Abstract-
I. INTRODUCTION
INCE 2008 when the basic resistive switching property of a double-layer nano-scale film based on Titanium dioxide was studied [1] and linked to Chua's theory of the 'memristor' [2] , understanding of practical memristor realisations has moved far beyond the simple 'moving barrier' model. Solid-state memristor devices stem from different technological roots (phase-change memory, spin-torque transfer, metal-oxide etc. [3] , [4] , [5] ) and employ a variety of electrode/active layer materials and geometries. Such devices are becoming more and more accessible to researches, and it is now clear that each implementation features properties that render them suitable for different applications. There are memristors that have been reported to switch quickly and in a probabilistic fashion [6] , while others can have their resistive state (RS) shifted in small steps (analogue mode) [7] which is ideal for synaptic learning [8] .
Resistive Random Access Memory (ReRAM) devices have perhaps received the largest attention as they support multi-state programming, can be programmed swiftly and with This work was supported in part by the EU COST Action IC1401 "MEMOCIS" and the Engineering and Physical Sciences Research Council under Grant EP/K017829/1.
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(email: A.Serb@soton.ac.uk.) low energy and can be compatible with post-CMOS processing. As ReRAM technology matures, a need develops for: a) automated testing routines intended to accelerate the process development cycle [7] , [9] and b) robust computer models enabling informed memristor-based system design before committing to silicon. To date, several empirical and semi-empirical models have been published accounting for either only non-volatile [10] , [11] or both volatile and non-volatile behaviours [12] , [13] . The majority of the published compact memristor models are SPICE models and although helpful guidelines for accurate and reliable modelling of memristors in the SPICE environment have been published [14] , the fact remains that such models lack industrial multi-simulator compatibility. On the other hand, Verilog-A is a behavioural language promoted by the Compact Model Council and thus has emerged as the de facto standard language for defining and distributing compact models for both academic and industrial research groups, mainly due to its flexibility to run in numerous industrial electrical simulators ( (8) . Green lines correspond to / vs plots for constant bias stimulation ( ) ( ( , ± )) while red line captures / dependence on bias voltage ( ) when switching from the same initial RS ( 0 ) ( ( 0 , ) ). Purple lines delineate the 'absolute voltage threshold' function and are projected on the − plane to mark the interface between finite non-zero (white) and zero (gray) switching regions. Points N and P pinpoint the absolute voltage threshold points exhibited when the device is at = 0 for both voltage polarities. Conversely, the purple lines can also be interpreted as the 'max/min resistive state for which a fixed bias voltage is effective. For example, points k1 and k2 mark the max. RS for which stimulation at = 1 is effective, similar for mix. RS and = − 2 .
HSPICE, ADS, Eldo etc.).
In this work, we employ two testing biasing routines specifically designed for characterising TiO2-based ReRAM prototypes in an operationally relevant environment and use the resulting measured data sets in order to model the technology. Data from these routines is aggregated to create a data-driven ReRAM model that captures the switching rate ( / ) dependency on both RS and bias conditions ( , ), i.e. reconstructs the ( , ) surface (assumed to be stationary for sufficiently low voltage biasing) (Fig. 1 ). The resulting model combines a simple voltage controlled exponential expression ( ) with a second order voltage and RS dependent polynomial expression ( , ) thus is suitable for integration in circuit simulators.
Section II describes model functionality, operating principles and explains the experimental algorithms performed on the Device Under Test (DUT). Section III specifies the processing of the extracted measurements to the end of producing meaningful data. This data is then exploited for the extraction of the proper parameter values that fit the proposed model to the DUT. Section IV: a) approximates the extracted model with continuous and differential expressions and b) reveals crucial coding details adopted in the proposed Verilog-A implementation. Finally, section VI concludes the paper.
II. MODEL AND METHODS
This section focuses on revealing the operating principles of the proposed model. These result from targeted experimental testing which is also described. We demonstrate the modeled RS switching rate expression which is based on the following concepts and assumptions: a) switching sensitivity is a stationary function of initial RS and bias voltage ( , ), b) the switching rate surface ( / = ( , ) ) can be approximated by a product of the form: ( ) × ( , ), where the terms correspond to the functional forms of the 'switching sensitivity' function ( ) and the 'window function' ( , ) and c) finite and zero switching resistive regions are separated by the presence of an absolute threshold curve that traverses the − plane. This is defined by the 'absolute voltage threshold' function ( ) that is nested in and essentially regulates its windowing behavior.
The stated assumptions are validated in section III where functions , and are derived from measurements of switching ( ) recorded using the described biasing schemes on an in-house -based sample. Importantly, throughout this work, device RS is formally defined as static resistance at a standardized read-out voltage. Regardless of the voltage used to bias the device for the purposes of switching, all assessments of RS are carried out at the standard voltage (0.2 ). Thus the model is designed to describe changes in RS as measured by a standardized way in response to input stimulation.
A. The switching rate model expressions
Experimentally, device RS is defined as:
where = is the read voltage applied and is the current flowing through device terminals during read-out.
We present an empirical, RS and voltage controlled switching rate memristor model ( / ) that describes changes in RS as a result of stimulation given at a well-defined RS 0 and with a fixed voltage :
where, ( , ) manifests the three dimensional surface that tracks device switching rate as a function of initial RS ( 0 ) and bias voltage application ( ) (Fig. 1) . Function ( ) corresponds to the 'switching sensitivity' and is solely voltage controlled expressed in units −1 −1 . Function ( , ), the device Window Function (WF), is both RS and voltage dependent measured in units 2 with its specific voltage dependency regulated by the nested 'absolute voltage threshold' function ( ). What is interesting with is that it is measured in and thus is found on the − plane. Its physical interpretation is of particular importance as it models the device absolute threshold curve (plotted on the − plane) that separates finite from zero switching rate regions ( Fig. 1) . Importantly, all functions in (2) have a piecewise nature where for each one, positive and negative stimulation branches have the same functional forms but with different parameter values. Fig. 1 displays a sample switching rate surface that resembles the form of the experimentally measured data according to which ( , ) is modeled in Section III (Fig. 7) . In order to reconstruct m from measured results the DUT is subjected to two distinct experimental protocols:
B. Experimental testing

1) The 'biasing optimizer'
Pulsed voltage ramps of alternating polarities are employed and the DUT reacts by oscillating its RS around an initial value 0 revealing the relation between and bias voltage around 0 ( )| = 0 ∝ ( 0 , ) (the 'switching sensitivity' function). Each ramp level is a pulse train that consists of / with fixed duration . The observed, bipolar DUT behaviour exhibiting SET transitions under positive voltage bias and RESET under negative is exploited by the algorithm in order to restrict DUT RS within a narrow resistive range. Pulse train polarity is changed each time DUT RS exits a user defined tolerance band (in % of 0 ) around 0 . The result is an estimate of the switching rate function around 0 ( ( 0 , ) ). For both routines, measurements are converted into a switching rate ( / ) by dividing with the duration of the stimulus [7] .
2) The 'operating RS sweeper'
This algorithm applies a train consisting of identical pulses of fixed pulse duration . The DUT reacts by changing its RS and the relation between switching and running is revealed at the chosen bias voltage
. This is performed for multiple voltage levels . In its flow, the algorithm is carried out by changing polarity with each applied train and increasing the amplitude every two trains by a defined step voltage . The absolute amplitude of the pulses applied will scale according to from an initial voltage , up to a user defined value and the algorithm will terminate after pulse trains featuring this value in both polarities are applied.
These experimental routines are designed to isolate the and dependencies by slicing the ( , ) surface parallel to the RS ( ) (sweeper) and voltage ( ) (optimizer) axes respectively. In Fig. 1 , red line corresponds to the / − plot for fixed initial 0 ( ( 0 , )) while green lines capture / − dependency for constant bias voltage ± 1,2 ( � , ± 1,2 �). Both testing routines where implemented on a general purpose ReRAM characterisation instrument previously described in [15] , [16] in order to characterise a sample, cell of a stand-alone ReRAM device array, described in [5] . The specific experimental routines employed on the modeled DUT are shown in Fig. 5 : (a) corresponds to the 'optimizer' routine while (b) to the 'sweeper'. The parameter values of the testing schemes designed to characterize the DUT along with the data processing of the exported data towards gaining meaningful resistive switching information are described in section III. Fig. 2 (a) plots a family of sample switching rate functions ( , ) for various bias voltages of both polarities, where device RS is swept in its resistive region of operation. The forms of the illustrated curves follow the forms of the plots fitted to the corresponding experimental data (Fig. 3 (a-c) ) measured from the DUT. We notice bipolar switching, where higher absolute voltage amplitudes provoke higher switching rates and switching intensifies as we move away from the resistive range boundaries and for constant voltage stimulation. We also see that switching beyond these boundaries is set to zero (for the corresponding bias voltage amplitude) i.e. the plots in Fig. 2(a) embody device WF characteristics. Furthermore, the positions of these resistive limits are monotonically dependent on voltage. Higher negative voltages push to lower resistive values while more invasive positive biases push to higher RSs. The physical interpretation of these boundaries is that for any RS below (active region) at a given positive voltage, applying this voltage can push the device to , but no further (saturation). If the device is already above , no switching occurs (for positive stimulation). The same applies for negative biasing and the limit. Fig. 2(b) illustrates the corresponding to Fig. 2(a) , family of switching rate plots ( 0 , ) starting from different initial RSs ( 0 ) and sweeping the applied voltage ( ) for each case. Again, the curve forms shown in this figure resemble the corresponding experimental data demonstrated in Fig. 4(d) .
C. Switching rate surface properties
Stronger voltage biases cause higher switching rates, as does moving away from the resistive range boundaries of operation, i.e. towards lower RS values for > 0 and higher RS values for < 0. This is consistent with the ( , ) plots of Fig.  2 
(a).
What is particularly notable in the presented characteristic plots is that Fig. 2 , , , ). Similarly, the red line ( ( 0 , ) ), which exemplifies the switching rate plot family of Fig. 2(b) , crosses and at points � 0 , � and ( 0 , ) , where and are the positive and negative voltage thresholds that correspond to device RS equal to 0 . According to the bijective property of , points and serve also as resistive threshold points for the RS dependent switching rate plots � , 2 ≡ � and ( , − 2 ≡ ) (the green curves in Fig. 1 ).
D. Functional forms
Next, we define the mathematical forms of the functions comprising (2) . In order to fit the experimental switching rate plots of Fig. 3(a-c) for constant voltage bias , we seek for an RS dependent expression that matches the demonstrated data and is formulated in a way so as to model zero switching at a defined resistive threshold value. Accordingly, they can be described with an RS dependent second order law of the form, / vs for various initial RSs for which 0 < 1 < 2 < 3 < 4 Round symbols on the -axis correspond to the absolute threshold values which are resistive for (a) and voltages for (b).
where is device RS, ( , ) is the device WF and / ( ), / ( ) = / , are the switching sensitivity and resistive boundary values. Subscripts and denote the positive and negative stimulation cases respectively. The latter ( / ) determine the device resistive range of operation for bias voltage . Practically the squared parenthetic term ensures zero switching at the resistive threshold point determined by ( ), while the step function (•) imposes zero switching beyond this point. Fig. 3(a-c) also demonstrates the voltage dependent nature of the / values modeled by the 'absolute threshold' function ( ) and switching activity that coincides with the conditionals in (4). The behavior of the switching sensitivity function / will be examined towards the end of this section.
The expression that fits the zero switching boundary values / is a first order expression ( Fig. 3(d) ), thus defining the form of the ( ) function in (2) as:
where 0 , 1 , 0 , 1 are fitting parameters. Higher positive biases ( > 0) push from its minimum value 0 (for = 0) to higher resistive values, while more invasive negative biases ( < 0 ) push the highest exhibited value 0 (for = 0) to lower resistive values. Parameters 1 and 1 define the rate at which the boundary resistive values change proportionally to the applied voltage.
Solving the equations in (5), with respect to voltage gives us the switching threshold voltages for which an RS on the ( ) curve becomes a resistive range boundary:
We proceed on defining the form of the 'switching sensitivity' function ( ) by investigating DUT switching dependency on biasing conditions when stimulated from the same initial RS 0 . As and are given in (4), (5), only is left to be determined for the complete functional form of the switching rate function ( , ) to be revealed. Expression (2) combined with (4), (5) fits the corresponding experimental results shown in Fig. 4(d) when s takes the form of a simple exponential function defined as:
where , , , are fitting parameters. The simple form of (7) renders the device RS to be idle in the absence of voltage stimulation ( (0) = 0 => ( , ) = 0) and therefore ensures non-volatile behavior for the model. The final model expression results from combining (2), (4), (5) and (7). The proposed RS and voltage dependent switching rate function ( , ) governing the device is expressed as:
where , are those defined in (5), and , , , , 0 , 1 , 0 , 1 are fitting parameters.
III. RESULTS
We proceed by specifying the parameters for the experimental testing and using the resulting switching data ( ) to extract the model parameter values that fit (8) to the DUT, i.e. our modelling target.
A. 'Optimizer' parameters and data refinement
The optimizer routine run employed on the DUT is shown in Fig. 5(a) . The routine parameter values are, = 10 / , = 100 / and = 10% . The result is an estimate of the switching rate function around 0 = 13.65 ( ( 0 , )) (Fig. 5(a) ). Naturally, the optimiser process causes excursions of DUT RS away from 0 , so the estimate of ( 0 , ) is imperfect. To mitigate this effect, data extracted via the 'optimizer' could be filtered so that ( 0 , ) is estimated using only data for ∈ [ 0 − , 0 + ] for some chosen (expressed as % of 0 ). This data refinement process helps define an RR range that is both narrow enough to be 'sufficiently close' to its centre RS and yet at the same time adequately populated with measurements to offer useful information.
However, in practice most of the data ( , ) is not always clustered around the optimiser's operating 0 . Therefore, it is more useful to determine the value of 0 a posteriori, i.e. after the completion of the optimiser run. The 0 around which most gathered data is clustered can be defined as the central value of for which the interval [ − , + ] contains the maximum number of data points. We then consider that the results of the optimiser trace a line in the − plane at ( , ) instead of ( 0 , ) as a fairer approximation. Fig.  4(b, c) illustrates the refinement process as applied on positive and negative stimulation data for = 5%. For (b), the most populated interval has its centre at 12.60 while for (c), the most populated interval has its centre at 14.90 , even though according to the optimiser the central value of 0 should be 13.65
( Fig. 5(a) ). The resulting refined 'switching' plot is shown in Fig. 4(d) . Finally, amount of switching data ( ) is converted into switching rate data ( / ): Fig. 5(b) is processed by converting ( ) into ( ) by taking into account the amplitude ( ) and duration ( ) of the voltage pulses. Subsequently, a smoothing time derivative of the RS measurements is employed and the switching rate, / versus RS, for constant voltage application, is captured in Fig. 3(a-c) .
B. 'Sweeper' parameters and data processing
Besides DUT RS sensitivity, Fig. 3(a-c) also shows the dependency of / on voltage stimulation. It is important to note that timing between successive reads and successive writes is not under user control in the current 'optimizer' and 'sweeper' implementations. Instead, pulses are sent as soon as the system is ready to source them (system automatically determines how long to measure in order to obtain a reliable measurement). Timing choices for these actions may affect DUT behaviour and results (e.g. timing between writes may affect DUT behaviour through possible thermal effects [13] and timing between reads will affect algorithm results in samples exhibiting noticeable RS volatility [17] ). These effects are subjects of further, ongoing work.
C. Model parameter extraction for the DUT
In this sub-section we fit the proposed model expression (8) to the corresponding data conceived by the presented device testing schemes.
1) Window function
The switching rate plots of Fig. 3(a-c) are fitted quite well with the suitable second order expression (4) where / ( ) and / ( ) = / reduce to constant values when is fixed. Fig. 3(d) plots the / points that result after fitting the switching rate data of Fig. 3(a-c) . The linear expressions in (5) are used to express the resistive boundary point trends thus defining the relevant parameter values for the specific DUT as:
We notice that the DUT exhibits rather stable points in contrast to which, depending on the voltage applied, span to the entire DUT range of operation (10 − 17 , Fig.  3(d) ).
2) Switching sensitivity function
We use (8) for > 0 to fit the positive branch of the refined switching rate data (Fig. 4(d) ) for = 0 = 12.60 and the corresponding parameter values in (9) ( 0 , 1 ). 
3) Combining f and s. Experimentally we find that and are mutually consistent: Fig. 4(d) , plots experimental / points versus (f) for the same initial, 0 . Green -points show corresponding / values resulting from (4) (Fig. 3(a-c) ) along with the parameter values (9) for = 0 = 12.60 and = 0 = 14.90 . We notice that the resulting points are consistent with the refined switching rate measurements therefore supporting the device response stability hypothesis. Fig. 6 displays simulated switching rate plot families that correlate to the modeled DUT for a) constant biasing conditions ( ( , )) and b) steady initial RS ( ( 0 , )), in the resistive range and for the bias voltages the physical DUT was tested. Fig. 7 reveals the switching rate surface reproduced by the proposed model expressions (8) and the parameter values (9), (10) along with the switching rate measurements that resulted by the application of the optimizer routine on the DUT. The particularly good matching of the proposed expression (8) versus experimental results corroborates the assumptions upon which our model was structured.
IV. MODEL INTEGRATION IN CIRCUIT SIMULATOR
A continuous and differentiable mathematical description is a mandatory requirement for any model implementation to work properly with the iterative solution methods used by computer solvers. Furthermore, for model integration into a circuit simulator with the use of the Verilog-A (VA) language, the choice of the appropriate coding approach determines the simulator's performance in efficiently simulating the model. Here, we start by producing a continuous and differentiable approximation of the proposed memristor model according to the guidelines depicted in [18] , [19] . Next, we proceed in presenting the VA coding approach selected for robust simulation of the model mathematical expression
A. Model Approximation
By inspecting the model's mathematical formulation (8), we notice that its behaviour is regulated by the discontinuous step function (•). Thus, it is replaced by its continuous sigmoid approximation ( ) = 1/(1 + (− / ) (11), by properly adjusting the parameter for each case to facilitate simulator convergence and to keep the model's dynamics practically unaffected. The role of is to control the slope of the sigmoid function around the discontinuous corner points imposed by the piecewise nature of the step function. Thus,
where = 1 (for (12) , (13)) and = 10 −3 (for (14) ). The specific parameter values for and where chosen so as to retain the models dynamics practically unaffected and at the same time facilitate the simulator to produce solutions adequately fast. Further accuracy may be achieved by lowering these values at the cost though of simulation speed.
B. Verilog-A coding details
In probably every SPICE memristor model published so far [10] , [11] , [12] , [13] , [20] , [21] the memory effect of the memristor is modelled via a feedback controlled integrator circuit where the value of the device's state variable is represented by the voltage across a unitary capacitance which serves as an integrator of the internal state variable function. We follow a similar approach in the presented VA implementation in the sense that our model also captures RS evolution by assigning this on an internal voltage node.
What we propose is the straightforward integration of the state variable function (8) with the use of the built in VA time-domain integration operator "idt()". Numerical integration may produce errors in sensitive models with extremely long time constants but this operation is far more preferable than time-domain differentiation [8] . The integral present in (8) corresponds to a recursive relationship. VA supports the calculation of a differential system that contains recursive relationships as long as the variables that express recurrence are assigned on voltage nodes or branch current flows [22] . Similar to SPICE implementations, the state variable (device RS) in our proposed implementation is assigned on an internal voltage node. By following this approach, the DAE set is integrated with the use of simulator dedicated algorithms with a plethora of available settings for the user designed to produce reliable solutions when properly adjusted. Integration in our model is executed rather fast in the Spectre simulator since all of the model expressions resulting from the smoothing procedure are continuous.
Another important point is the potential of numerical overflows imposed by the exponential functions in the sigmoid approximation kernels (12) - (14) . This is dealt by using the limiting exponential function "exp(•)". Function "limexp(•)" limits potentially overflowed values by linearizing the exponential response after an internally defined threshold [22] .
The VA code for the proposed ReRAM model after applying all aforementioned modifications and specific implementation strategies (such as the integration scheme), can be found in [23] . The parameter values are defined according to the tested device (9), (10) . The code is ready to use and can be compiled in any electrical circuit simulator that supports VA modules.
V. CONCLUSIONS
In this work, we have presented a novel ReRAM model implementation method based on data from experiments and measurement analysis procedures specifically designed for capturing the switching behaviour of a typical 2 ReRAM prototype as a function of bias voltage and device resistive state. The proposed model captures the aforementioned dependencies in a compact functional form that is able to reproduce the evolution of the device resistive state on voltage stimulation in its resistive range of operation. Our model expressions are validated by comparing measured and modelled 'switching surface' plot for the resistive region the DUT exhibits during the experiments. Furthermore, the mathematical formulation of the model is approximated as a continuous and differentiable algebraic equation set suitable for integration in circuit simulators. Finally, practical guidelines for coding the model expressions in a robust Verilog-A module are discussed.
